USTSU

作者: dial5957
檢視: 3887|回覆: 0

more +隨機圖賞Gallery

单人房间出租 Summer/Fall 2024 - 距离CSULB 1.9mi Long Beach单人房间出租 Summer/Fall 2024 - 距离CSULB 1.9mi Long Beach
爾灣 Turtle Rock 好區雅房出租900爾灣 Turtle Rock 好區雅房出租900
灣區舊金山教車教練灣區舊金山教車教練
雅房分租日落區(sunser)及套房雅房分租日落區(sunser)及套房
Cupertino雅房出租Cupertino雅房出租
爾灣 Turtle Rock 好區雅房出租850爾灣 Turtle Rock 好區雅房出租850

[求才「理工」] Gigadevice image sensor

[複製連結]
dial5957 發表於 2020-7-13 16:39:42 | 顯示全部樓層 |閱讀模式
檢視: 3887|回覆: 0

    公司名稱: Gigadevice

  • 職稱: image sensor design team
  • 工作性質: 全職 (Full time) 
  • 工作地點: bay area
  • 專業: analog/digital sensor/pixel design
  • 是否應屆: 非應屆
  • 年齡要求: 25-65
  • 性別要求: 男 女 
  • 薪資: 面議
  • 提供H-1或綠卡: 提供H-1 提供綠卡 
  • 聯絡方式: mchen@gigadevice.com
Pixel team:
1. Lead(Manger) Pixel Design
    - 10+ years of RS and/or GS pixel design experience
    - Proven silicon with prominent fab process(TSMC preferred)
2. Principle Pixel Design
    - 10 years of RS and/or GS pixel design experience
    - Familiar with TCAD simulation and array layout
3. Senior Characterization Engineer
   - 5+ years of RS and/or GS test chip bring-up experience
   - Familiar with pixel response vs. integration time and gain change

Analog Team:
1. Lead(Manager) Analog Design
    - ADC expert, analog overall architecture and noise vs. speed tradeoff
    - 20+ years sensor design experience
2. Principle Analog Design  
    - Familiar with Single Slop ADC, SAR ADC, row driver, column readout circuit
    - 15+ years design experience
3. Staff Analog Design  
    - Expert of HSpice simulation, experience with analog core and full chip simulation
    - 10+ years design experience

Digital team:
1. Lead(Manager) Digital Design
    - Expert of SoC design, organize IPs to a re-useable platform
    - 20+ years design experience
2. Principle Digital Design
    - familiar with pixel noise correction, image process pipeline operation
    - 10+ years design experience
3. Lead Verification
    - expert of design verification, script development for automation, MIPI Verification IP, Clock Domain Crossing
    - 20+ years for chip verification experience

Sensor Integration
Principle Physical Design
    - Expert of pad frame generation, ESD, IR drop measurement, place-and-route
    - 15+ years layout experience
你需要登入後才可以回覆 登入 | 成為會員

本版積分規則

小黑屋|手機版|Archiver|USTSU

GMT-8, 2024-4-25 04:57 , Processed in 0.022215 second(s), 9 queries , Gzip On, APCu On.

Powered by Discuz! X3.4

© USTSU.com since 2004